SIEMENS

SIEMENS AKTIENGESELLSCHAF

7-49-19-05

8-Bit Single-Chip Microcontroller

SAB 8052/8032 Family

Preliminary

SAB 8052BMicrocontroller with factory-maskprogrammable ROM (8K)SAB 80513Microcontroller with factory mask-programmable ROM (16 K)SAB 8032BMicrocontroller for external ROM

- Versions for 12 MHz / 16 MHz / 20 MHz operating frequency
- 8 K × 8 ROM (SAB 8052B only)
- 16 K × 8 ROM (SAB 80513 only)
- 256 × 8 RAM
- Four 8-bit ports, 32 I/O lines
- Three 16-bit timer/event counters
- High-performance full-duplex serial channel with flexible transmit/receive baud rate capability
- External memory expandable up to 128 Kbytes
- Boolean processor
- Most instructions execute in: 1 µs instruction cycle time at 12 MHz 750 ns instruction cycle time at 16 MHz 600 ns instruction cycle time at 20 MHz
- Multiply and divide in 4 µs/3 µs/2.4 µs
- Six interrupt vectors, two priority levels.
- RAM power-down supply
- Packages P-DIP-40 and PL-CC-44
- Full backward compatibility with SAB 8051/8031
- Three temperature ranges available

0 to 70 °C

- 40 to 85 °C : T40/85
- 40 to 110 °C : T40/110

The SAB 8052/8032 family are standalone, high-performance single-chip microcontrollers fabricated in + 5 V advanced N-channel, silicon-gate Siemens MYMOS technology, packaged in a 40-pin plastic dual-in-line package (P-DIP-40) or 44-pin plastic leaded chip carrier (PL-CC-44) package. It is backwardly compatible with the SAB 8051A/8031A and provides the hardware features, architectural enhancements, and instructions that are necessary to make it a powerful and cost-effective controller for applications requiring up to 64 Kbytes of program memory and/or up to 64 Kbytes of data memory.

The controllers of the SAB 8052 / 8032 family contain a non-volatile 8 K × 8 read-only program memory, SAB 80513 16 K × 8 a volatile 256×8 read/write data memory, 32 I/O lines, three 16-bit timer/counters, a six-source, two-priority-level nested interrupt structure, a serial I/O port for either multiprocessor communications, I/O expansion, or full-duplex UART, as well as an on-chip oscillator and clock circuits.

For systems that require extra capability, the standard TTL compatible memories and the byte-oriented SAB 8080 and SAB 8085 peripherals can be used to expand the SAB 8052 / 8032 family.


The parts are available for standard temperature range (0 to 70 $^{\circ}$ C) and extended temperature ranges (T40/85: – 40 to 85 $^{\circ}$ C and T40/110: – 40 to 110 $^{\circ}$ C).

51E D ừ 8235605 0044842 421 MSIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05



51E D 🗰 8235605 0044843 368 🔤 SIEG


SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05

Ordering Information

Туре	Ordering code	Package	Description (8-bit single-chip microcontroller)
SAB 8032B-P	Q 67120-C419	P-DIP-40	for external memory, 12 MHz
SAB 8032B-N	Q 67120-C423	PL-CC-44	
SAB 8032B-P-T40/85	Q 67120-C427	P-DIP-40	for external memory, 12 MHz,
SAB 8032B-N-T40/85	Q 67120-C705	PL-CC-44	ext. Temp.
SAB 8032B-P-T40/110	Q 67120-C707	P-DIP-40	for external memory, 12 MHz,
SAB 8032B-N-T40/110	Q 67120-C704	PL-CC-44	ext. Temp.
SAB 8032B-16-P	Q 67120-C421	P-DIP-40	for external memory, 16 MHz
SAB 8032B-16-N	Q 67120-C425	PL-CC-44	
SAB 8032B-20-P	Q 67120-C471	P-DIP-40	for external memory, 20 MHz
SAB 8032B-20-N	Q 67120-C472	PL-CC-44	
SAB 8052B-P	Q 67120-C420	P-DIP-40	with 8-KByte mask-programmable
SAB 8052B-N	Q 67120-C424	PL-CC-44	ROM, 12 MHz
SAB 8052B-P-	Q 67120-C428	P-DIP-40	with 8-KByte mask-programmable
T40/85			ROM, 12 MHz, ext. Temp.
SAB 8052B-16-P	Q 67120-C422	P-DIP-40	with 8-KByte mask-programmable
SAB 8052B-16-N	Q 67120-C425	PL-CC-44	ROM, 16 MHz
SAB 80513-P	Q 67120-C383	P-DIP-40	with 16-KByte mask-programmable
SAB 80513-N	Q 67120-C384	PL-CC-44	ROM, 12 MHz
SAB 80513-P-T40/85	Q 67120-C482	P-DIP-40	with 16-KByte mask-programmable
SAB 80513-N-T40/85	Q 67120-C504	PL-CC-44	ROM, 12 MHz, ext. Temp.
SAB 80513-P-T40/110	Q 67120-C715	P-DIP-40	with 16-KByte mask-programmable
SAB 80513-N-T40/110	Q 67120-C714	PL-CC-44	ROM, 12 MHz, ext. Temp.
SAB 80513-16-P	Q 67120-C441	P-DIP-40	with 16-KByte mask-programmable
SAB 80513-16-N	Q 67120-C443	PL-CC-44	ROM, 16 MHz
SAB 80513-16-P- T40/85	Q 67120-C506	P-DIP-40	with 16-KByte mask-programmable
SAB 80513-16-N- T40/85	Q 67120-C505	PL-CC-44	ROM, 16 MHz, ext. Temp.



51E D 🔳 8235605 0044845 130 페 SIEG

SIEMENS AKTIENGESELLSCHAF

SAB 8052/8032 Family

T-49-19-05

-

Pin Configuration P-DIP-40	n	PL-CC-44
T2/P1.0 1 T2EX/P1.1 2 P1.2 3 P1.3 4 P1.4 5 P1.5 6 P1.6 7 P1.7 8 RST/V _{P0} 9 RxD/P3.0 10 SAB TxD/P3.1 11 SO32 RO32 Family NTT/P3.3 13 T0/P3.4 14 T1/P3.5 15 WR/P3.6 16 RD/P3.7 17 XTAL2 18 XTAL1 19 V ₅₅ 20	40 V_{cc} 39 P0.0 AD0 38 P0.1 AD1 37 P0.2 AD2 36 P0.3 AD3 35 P0.4 AD4 34 P0.5 AD5 33 P0.6 AD6 32 P0.7 AD7 31 EA 30 ALE 29 PSEN 28 P2.7 A15 27 P2.6 A14 26 P2.5 A13 25 P2.4 A12 24 P2.5 A13 25 P2.4 A12 24 P2.9 A8	Xi Xi<
м	CP30750	88 80 111 111 111 111 111 111 111 111 11

51E D 🗰 8235605 0044846 077 🗰 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05

Pin Definitions and Functions

Symbol	P	ins	Input (I)	Function
	P-DIP-40	PL-CC-44	Output (O)	
P1.0-P1.7	1-8	2-9	I/O	PORT 1 is an 8-bit quasi-bidirectional I/O port. It is used for the low-order address byte during program verification. Port 1 can sink/source four LS TTL loads. Port 1 also contains the timer 2 pins as a secondary function. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 1, as follows: - T2 (P1.0). Input to counter 2. - T2 (EX (P1.1). Capture/Reload trigger of timer 2.
RST/VPD	9	10	ſ	RESET input. A high level on this pin resets the SAB 8052B. A small internal pulldown resistor permits power-on reset using only a capacitor connected to <i>V</i> cc. If <i>V</i> PD is held within its spec while <i>V</i> cc drops below spec, <i>V</i> PD will provide standby power to the RAM. When <i>V</i> PD is low, the RAM's current is drawn from <i>V</i> cc.
P3.0-P3.7	10-17	11 13-19	I/O	 PORT 3 is an 8-bit quasi-bidirectional I/O port. It also contains the interrupt, timer, serial port and RD and WR pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. Port 3 can sink/source four LS TTL loads. The secondary functions are assigned to the pins of port 3, as follows: R×D/data (P3.0). Serial port's receiver data input (asynchronous) or data input/output (synchronous). T×D/clock (P3.1). Serial port's transmitter data output (asynchronous) or clock output (synchronous). INTO (P3.2). Interrupt 0 input or gate control input for counter 1. T0 (P3.4). Input to counter 0. T1 (P3.5). Input to counter 1. WR (P3.6). The write control signal latches the data byte from port 0 into the external data memory. RD (P3.7). The read control signal enables external data memory to port 0.
XTAL1 XTAL2	19 18	21 20		XTAL 1 input to the oscillator's high gain amplifier. Required when a crystal is used. Connect to V ss when external source is used on XTAL 2. XTAL 2 output from the oscillator's amplifier. Input to the internal timing circuitry. A crystal or external source can be used.
P2.0-P2.7	21-28	24-31	I/O	PORT 2 is an 8-bit quasi-bidirectional I/O port. It also emits the high-order address byte when accessing external memory. It is used for the high-order address and the control signals during program verification. Port 2 can sink/source four LS TTL loads.

51E D 🔲 8235605 0044847 TO3 🔤 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05

Pin Definitions and Functions (continued)


Symbol	P	ins	Input (I)	Function
	P-DIP-40	PL-CC-44	Output (O)	
PSEN	29	32	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. Remains high during internal program execution.
ALE	30	33	0	Provides Address Latch Enable output used for latching the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.
EA	31	35	1	External Access enable. When held at a TTL high level, the ROM-versions executes instructions from the internal ROM when the PC points to the internal ROM address space. When held at a TTL low level, the ROM-versions fetch all instructions from external program memory. For the ROM-less versions this pin must be tied low.
P0.0-P0.7	39-32	43-36	1/0	Port 0 is an 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus when using external memory. It is used for data output during program verification. Port 0 can sink/source eight LS TTL loads.
Vcc	40	44	-	+ 5 V Power Supply during operation and program verification.
Vss	20	22	-	Circuit Ground potential
NC	-	1,12, 23,34	-	No Connection

51E D 🔳 8235605 0044848 94T 🔜 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05



51E D 🔲 8235605 0044849 886 📟 SIEG

SIEMENS AKTIENGESELLSCHAF

SAB 8052/8032 Family T-49-19-05

Instruction Set

The SAB 8052 /8032 Family has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

Literature Information

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6497-X-X-7600

51E D 🔳 8235605 0044850 5T8 🔳 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05

Absolute Maximum Ratings

Ambient temperature under bias	
SAB 8052B/8032B/80513	0 to + 70 °C
SAB 8052B/8032B/80513-T40/85	– 40 to 85 °C
SAB 8032B/80513-T40/110	– 40 to 110 ℃
Storage temperature	– 65 to + 150 °C
Voltage on any pin with respect to ground (Vss)	– 0.5 to + 7 V
Power dissipation	

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $V_{CC} = 5 V \pm 10\%; V_{SS} = 0 V$ $T_A = 0$ to 70 °C for SAB 8052B/8032B/80513 $T_A = -40$ to 85 °C for SAB 8052B/8032B/80513-T40/85 $T_A = -40$ to 110 °C for SAB 8032B/80513-T40/110

Symbol	Parameter	Lim	it Values	Unit	Test Conditions
		min.	max.		
Vi∟	Input low voltage	- 0.5	0.8	V	-
Vін	Input high voltage (except RST/VPD and XTAL 2)	2.0	Vcc + 0.5	V	-
VIH1	Input high voltage to RST/VPD for reset, XTAL 2	2.5	Vcc + 0.5	V	XTAL1 to Vss
VPD	Power down voltage to RST/VPD	4.5	5.5	V	Vcc = 0 V
Vol	Output low voltage Ports 1, 2, 3	-	0.45	V	/oL = 1.6 mA
Vol1	Output low vo <u>ltage</u> Port 0, ALE, PSEN	-	0.45	V	IOL = 3.2 mA
Vон	Output high voltage Ports 1, 2, 3	2.4	-	V	<i>І</i> он = — 80 µ А
Voh1	Output high voltage Port 0, ALE, PSEN	2.4	-	v	<i>І</i> Он = — 400 µA

51E D 🗰 8235605 0044851 434 🔤 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF _____ T-49-19-05

DC Characteristics (cont'd)

Symbol	Parameter	Lin	nit Values	Unit	Test Conditions	
		min.	max.			
ΠL	Logical 0 input current Ports 1, 2, 3	-	- 500	μA	VIL = 0.45 V	
Jil2	Logical 0 input current XTAL 2 SAB 8052B/8032B - 12/16/20 SAB 80513 - 12/16 SAB 8052B/8032B - T40/85;T40/110 SAB 80513 - 12/16 - T40/85;T40/110	_ _	- 3.2 - 3.2 - 2.5 - 2.5	mA mA mA mA	XTAL1 = <i>v</i> ss <i>v</i> il = 0.45 V	
Інп	Input high current to RST/VPD for reset	-	500	μA	VIN = V CC – 1.5 V	
ILI	Input leakage current to port 0, EA	-	± 10	μA	0 V < V in < V cc	
Icc	Power supply current SAB 8052B/8032B SAB 8052B-16/8032B-16 SAB 8052B-20/8032B-20 SAB 80513 SAB 80513-16 SAB 80513-16-T40/85		175 175 175 175 175 175 200	mA mA mA mA mA	All outputs disconnected	
IPD	Power down current	-	15	mA	Vcc = 0 V; VPD = 4.5 5.5 V	
<i>C</i> 10	Capacitance of I/O buffer	-	10	pF	fc = 1 MHz	

51E D 🖿 8235605 0044852 370 🖿 SIEG

SIEMENS AKTIENGESELLSCHAF

SAB 8052/8032 Family

T-49-19-05

AC Characteristics for SAB 8052B/8032B/80513, 12 MHz

 $V_{CC} = 5 V \pm 10\%; V_{SS} = 0 V$ (*C*L for port 0, ALE and PSEN outputs = 100 pF; *C*L for all other outputs = 80 pF) *T*_A = 0 to 70 °C for SAB 8052B/8032B/80513 *T*_A = - 40 to 85 °C for SAB 8052B/8032B/80513-T40/85 *T*_A = - 40 to 110 °C for SAB 8032B/80513-T40/110

Program Memory Characteristics

Symbol	Parameter		Limit Values				
			Clock 12 MHz clock		Variable clock 1/rCLCL = 1.2 MHz to 12 MHz		
		min.	max.	min.	max.		

External Data Memory Characteristics

<i>t</i> tRLRH	RD pulse width	400	-	6tCLCL- 100	-	ns
/WLWH	WR pulse width	400	-	6/CLCL- 100	-	ns
fLLAX2	Address hold after ALE	132	-	21CLCL-35	-	ns
/RLDV	RD to valid data in	-	252	-	5rclcl- 165	ns
<i>t</i> RHDX	Data hold after RD	0	-	0	-	ns
<i>t</i> RHDZ	Data float after RD	-	97	-	2rclcl-70	ns
<i>t</i> LLDV	ALE to valid data in	-	517	-	8rcLcL- 150	ns
<i>t</i> AVDV	Address to valid data in	-	585	-	9rcLcL- 165	ns
/LLWL	ALE to WR or RD	200	300	3/CLCL- 50	31CLCL + 50	ns
<i>t</i> AVWL	Address to WR or RD	203	-	4/CLCL- 130	-	ns
/WHLH	WR or RD high to ALE high	43	123	rclcl-40	tCLCL + 40	ns
<i>t</i> QVWX	Data valid to WR transition	33	-	<i>t</i> clcl- 50	-	ns
<i>t</i> QVWH	Data setup before WR	433	-	71CLCL- 150	-	ns
<i>(</i> WHQX	Data hold after WR	33	-	<i>I</i> CLCL-50	-	ns
/RLAZ	Address float after RD	-	0	-	0	ns

External Clock Drive XTAL2

ICLCL	Oscillator period	-	-	83.3	833.3	ns
иснсх	High time	-	-	20	ICLCL- ICLCX	ns
<i>t</i> CLCX	Low time	-	-	20	ICLCL - ICHCX	ns
ICLCH	Rise time	-	-	-	20	ns
tCHCL	Fall time	-	-	-	20	ns

51E D 🗰 8235605 0044853 207 🖬 SIEG

SIEMENS AKTIENGESELLSCHAF

SAB 8052/8032 Family

T-49-19-05

AC Characteristics for SAB 8052/8032B/80513, 12 MHz (cont'd)

Symbol	Parameter			Limit Values		Unit
			lock Iz clock	Variable clock 1//CLCL = 1.2 MHz to 12 MHz		
		min.	max.	min.	max.]

Program Memory Characteristics

<i>t</i> LHLL	ALE pulse width	127	-	2/CLCL-40	-	ns
<i>t</i> AVLL	Address setup to ALE	53	-	rclcl-30	_	ns
fLLAX1	Address hold after ALE	48	-	ICLCL-35	-	ns
<i>f</i> LLIV	ALE to valid instruction in	-	233	-	41CLCL- 100	ns
rLLPL	ALE to PSEN	58	-	rclcl- 25	_	ns
<i>t</i> PLPH	PSEN pulse width	215	-	3/CLCL- 35	-	ns
<i>t</i> PLIV	PSEN to valid instruction in	-	150	-	3tCLCL- 100	ns
<i>t</i> PXIX	Input instruction hold after PSEN	0	-	0	-	ns
tPXIZ*)	Input instruction float after PSEN	-	63	-	1CLCL-20	ns
/PXAV*)	Address valid after PSEN	75	-	tCLCL-8	-	ns
<i>t</i> AVIV	Address to valid instruction in	_	302	-	5/CLCL- 115	ns
<i>t</i> AZPL	Address float to PSEN	0	-	0	-	ns

*) Interfacing the SAB 8052B/8032B/80513 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

51E D B 8235605 0044854 143 SIEG SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF _____ T-49-19-05

AC Characteristics for SAB 8052B/8032B/80513, 16 MHz

 $V_{CC} = 5 V \pm 10 \%; V_{SS} = 0 V$ (*C*_L for port 0, ALE and PSEN outputs = 100 pF; *C*_L for all other outputs = 80 pF) *T*_A = 0 to 70 °C; for SAB 8052B/8032B/80513-16 *T*_A = - 40 to 85 °C for SAB 80513-16

Symbol	Parameter		Limit Values					
		-	Clock 16 MHz clock		Variable clock 1/tcLcL = 1.2 MHz to 16 MHz			
		min.	max.	min.	max.			

Program Memory Characteristics

t LHLL	ALE pulse width	85	-	2rclcl-40	-	ns
<i>t</i> AVLL	Address setup to ALE	33	-	tCLCL-30	-	ns
LLAX1	Address hold after ALE	28	-	/CLCL-35	-	ns
r LLIV	ALE to valid instruction in	-	150	-	4/CLCL-100	ns
/LLPL	ALE to PSEN	38	-	1 CLCL-25	-	ns
t PLPH	PSEN pulse width	153	-	3rclcl-35	-	ns
t PLIV	PSEN to valid instruction in	-	88	-	3/CLCL-100	ns
<i>t</i> PXIX	Input instruction hold after PSEN	0	-	0	-	ns
tPXIZ*)	Input instruction float afterPSEN	-	48	_	rclcl-15	ns
(PXAV*)	Address valid after PSEN	60		/CLCL-3	-	ns
<i>t</i> AVIV	Address to valid instruction in	-	223	-	5/CLCL-90	ns
t AZPL	Address float to PSEN	0	_	0	-	ns

*) Interfacing the SAB 8052B-16/8032B/80513 to devices with float times up to 55 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF _____ T-49-19-05

AC Characteristics for SAB 8052B/8032B/80513, 16 MHz(cont'd)

Symbol	Parameter	Limit Values				
			ock z clock	Variabl 1/tCLCL = 1.2 N		
		min.	max.	min.	max.	

External Data Memory Characteristics

<i>t</i> RLRH	RD pulse width	275	-	6/CLCL-100	-	ns
<i>t</i> WLWH	WR pulse width	275	_	6/CLCL-100	-	ns
/LLAX2	Address hold after ALE	90	_	2/CLCL-35	-	ns
<i>t</i> RLDV	RD to valid data in	-	148	-	5 <i>t</i> CLCL-165	ns
/RHDX	Data hold after RD	0	-	0	-	ns
tRHDZ	Data float after RD	-	55	_	2/CLCL-70	ns
<i>t</i> LLDV	ALE to valid data in	-	350	-	81CLCL-150	ns
<i>t</i> AVDV	Address to valid data in	-	398	-	9/CLCL-165	ns
TULWL	ALE to WR or RD	138	238	3rclcl-50	3tCLCL+50	ns
/AVWL	Address to WR or RD	120	-	4/CLCL-130	-	ns
<i>t</i> WHLH	WR or RD high to ALE high	23	103	/CLCL 40	/CLCL+40	ns
<i>t</i> QVWX	Data valid to WR transition	13	-	rclcl 50	-	ns
	Data setup before WR	288	-	71CLCL-150	-	ns
<i>t</i> WHQX	Data hold after WR	13	-	1CLCL- 50	-	ns
/RLAZ	Address float after RD	_	0	-	0	ns

External Clock Drive XTAL2

/CLCL	Oscillator period	-	-	62.5	833.3	ns
tCHCX	High time	-	-	15	ICLCL-ICLCX	ns
ICLCX	Low time	-	-	15	tCLCL - tCHCX	ns
tCLCH	Rise time	-	_	-	15	ns
<i>t</i> CHCL	Fall time	-	-	-	15	ns

.

51E D 🔲 8235605 0044856 T16 🔳 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05

AC Characteristics for SAB 20 MHz/8032B-20, 20 MHz

 $T_A = 0$ to 70 °C; $V_{CC} = 5 V \pm 10\%$; $V_{SS} = 0 V$

(C_{L} for port 0, ALE and \overrightarrow{PSEN} outputs = 100 pF; C_{L} for all other outputs = 80 pF)

Symbol	Parameter	Limit Values				
			ock Iz clock		ariable clock 1.2 MHz to 20 MHz	
		min.	max.	min.	max.	

Program Memory Characteristics

t LHLL	ALE pulse width	60	-	2/CLCL-40	-	ns
t AVLL	Address setup to ALE	20	-	rclcl-30	-	ns
LLAX1	Address hold after ALE	20	-	rclcl-30	-	ns
t LLIV	ALE to valid instruction in	-	100	-	4rclcl-100	ns
/LLPL	ALE to PSEN	25	-	rclcl-25	-	ns
t PLPH	PSEN pulse width	115	-	3/CLCL-35	-	ns
t PLIV	PSEN to valid instruction in	-	75	-	3rcLcL-75	ns
<i>t</i> PXIX	Input instruction hold after PSEN	0	-	0	-	ns
(PXIZ ^{*)}	Input instruction float after PSEN	_	40	-	tolol-10	ns
(PXAV ^{*)}	Address valid after PSEN	47	-	tCLCL-3	-	ns
<i>t</i> AVIV	Address to valid instruction in	-	190	-	5/CLCL-60	ns
t AZPL	Address float to PSEN	0	-	0	-	ns

*) Interfacing the SAB 8032B-20 to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

51E D 🗰 8235605 0044857 952 🗰 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05

AC Characteristics for SAB 8032B-20, 20 MHz (cont'd)

Symbol	Parameter			Limit Value	s	Unit
		-	lock Iz clock		ariable clock 1.2 MHz to 20 MHz	
		min.	max.	min.	max.	-

External Data Memory Characteristics

RD pulse width	200	-	6/CLCL- 100	-	ns
WR pulse width	200	-	6/CLCL- 100	-	ns
Address hold after ALE	70	-	21CLCL 30	-	ns
RD to valid data in	-	100	_	5rclcl- 150	ns
Data hold after RD	0	-	0	-	ns
Data float after RD	-	40	_	21CLCL- 60	ns
ALE to valid data in	_	250	-	8/CLCL- 150	ns
Address to valid data in	-	285	-	9zclcl- 165	ns
ALE to WR or RD	100	200	3/CLCL- 50	31CLCL + 50	ns
Address to WR or RD	70	-	4rclcl- 130	-	ns
WR or RD high to ALE high	20	80	1CLCL- 30	1CLCL + 30	ns
Data valid to WR transition	5	-	tCLCL 45	-	ns
Data setup before WR	200	-	71CLCL- 150	-	ns
Data hold after WR	10	-	tCLCL-40	-	ns
Address float after RD	-	0	_	0	ns
	WR pulse width Address hold after ALE RD to valid data in Data hold after RD Data float after RD ALE to valid data in Address to valid data in Address to valid data in Address to WR or RD Address to WR or RD WR or RD high to ALE high Data setup before WR Data hold after WR	WR pulse width 200 Address hold after ALE 70 RD to valid data in - Data hold after RD 0 Data float after RD - ALE to valid data in - Address to valid data in - Address to valid data in - Address to valid data in - ALE to WR or RD 100 Address to WR or RD 70 WR or RD high to ALE high 20 Data setup before WR 200 Data hold after WR 10	WR pulse width200Address hold after ALE70RD to valid data in-1000Data hold after RD0Data float after RD-40ALE to valid data in-250Address to valid data in-285ALE to WR or RD100200Address to WR or RD70WR or RD high to ALE high2080Data setup before WR200200-Data hold after WR10	WR pulse width200-6rclct-100Address hold after ALE70-2rclct-30RD to valid data in-100-Data hold after RD0-0Data float after RD-40-ALE to valid data in-250-Address to valid data in-285-Address to WR or RD1002003rclct-50Address to WR or RD70-4rclct-130WR or RD high to ALE high2080rclct-30Data valid to WR transition5-rclct-45Data setup before WR200-7rclct-150Data hold after WR10-rclct-40	WR pulse width 200 - 6rclcl-100 - Address hold after ALE 70 - 2rclcl-30 - RD to valid data in - 100 - 5rclcl-150 Data hold after RD 0 - 0 - Data hold after RD - 40 - 2rclcl-60 ALE to valid data in - 250 - 8rclcl-150 Address to valid data in - 285 - 9rclcl-165 ALE to WR or RD 100 200 3rclcl-50 3rclcl + 50 Address to WR or RD 70 - 4rclcl-30 - WR or RD high to ALE high 20 80 rclcl - 30 rclcl + 30 Data valid to WR transition 5 - rclcl - 45 - Data setup before WR 200 - 7rclcl - 150 -

External Clock Drive XTAL2

<i>t</i> CLCL	Oscillator period	-	-	50	833.3	ns
<i>t</i> CHCX	High time	-	-	15	tCLCL- tCLCX	ns
ICLCX	Low time	-	-	15	tCLCL - tCHCX	ns
tCLCH	Rise time	-	-	_	15	пѕ
<i>t</i> CHCL	Fall time	-	-	-	15	ns


SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

ROM Verification Characteristics for SAB 8052B/8032B Family


 $T_{A} = 25 \text{ °C} \pm 5 \text{ °C}; V_{CC} = 5 \text{ V} \pm 10\%; V_{SS} = 0 \text{ V}$


Symbol	Parameter	1	Limit Values		
		min.	max.		
	Address to valid data	_	48 / CLCL	ns	
tELQV	ENABLE to valid data	-	48 tCLCL	ns	
(EHQZ	Data float after ENABLE	0	48 TCLCL	ns	
1/rclcl	Oscillator frequency	4	6	MHz	



51E D B 8235605 0044859 725 SIEG SAB 8052/8032 Family

Waveforms






Siemens Aktiengesellschaft


51E D 🔳 8235605 0044860 447 📟 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05







51E D 🔳 8235605 0044861 383 🖿 SIEG

SAB 8052/8032 Family

SIEMENS AKTIENGESELLSCHAF

T-49-19-05





Dimensions in mm

5]E D M 8235605 0044862 2]T SIEG SAB 8052/8032 Family _ SIEMENS AKTIENGESELLSCHAF _____ T-49-19-05

Package Outlines

